




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

<p>(51) International Patent Classification 6 : H01L 21/321</p>	<p>A1</p>	<p>(11) International Publication Number: WO 96/27899 (43) International Publication Date: 12 September 1996 (12.09.96)</p>
<p>(21) International Application Number: PCT/EP96/00922 (22) International Filing Date: 5 March 1996 (05.03.96) (30) Priority Data: 95480015.7 8 March 1995 (08.03.95) EP (34) Countries for which the regional or international application was filed: DE et al. 95480093.4 13 July 1995 (13.07.95) EP (34) Countries for which the regional or international application was filed: DE et al. (71) Applicant (for all designated States except MC): INTERNATIONAL BUSINESS MACHINES CORPORATION [US/US]; Old Orchard Road, Armonk, NY 10504 (US). (71) Applicant (for MC only): IBM FRANCE [FR/FR]; Tour Septentrion, 20, avenue André-Prothin, La Défense 4, F-92400 Courbevoie (FR). (72) Inventors: COSTAGANNA, Pascal; 6, allée des Tournelles, F-77930 Chailly-en-Bière (FR). MARTINET, François; 10, rue du Clos-Bouquet, F-77310 Boissise-le-Roi (FR). (74) Agent: KLEIN, Daniel; IBM France, Dept. de Propriété Intellectuelle, Le Plan-du-Bois, F-06610 La Gaude (FR).</p>		<p>(81) Designated States: JP, KR, European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE). Published With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</p>
<p>(54) Title: METHOD FOR PLASMA ETCHING AN OXIDE/POLYCIDAL STRUCTURE</p>		
		
<p>(57) Abstract</p> <p>According to the method of the present invention, a semiconductor structure (10') including a stack comprised of a cap SiO₂ oxide layer (15), a tungsten silicide layer (14) and a bottom polysilicon layer (13) formed onto a silicon substrate (11) coated by a thin oxide layer (12) is patterned in a two-step plasma process with a resist stripping/cleaning step therebetween. After a resist mask (16) is formed at the top of the structure, the cap SiO₂ layer is etched as standard in a first chamber of a multi-chamber MERIE reactor using a CHF₃, O₂ and Ar chemistry. Then, the semiconductor structure is removed from the reactor. The resist mask is eliminated by O₂ ashing as standard and the wafer cleaned using DHF (100:1). Next, the structure is introduced in a second chamber of the RIE reactor, and the WSi₂ and polysilicon layers are etched in sequence using the patterned cap SiO₂ layer as a hard mask with adequate chemistries. A mixture of HC, C12 and N₂, preferably with a few ppm of O₂, is adequate for tungsten silicide etching and a mixture of HCl, He and He-O₂ is adequate for polysilicon etching. The thin oxide layer is attacked to a very small extent during this step. Finally, the semiconductor structure is removed from the reaction chamber and is ready for subsequent processing. The improved method is substantially contamination-free and only requires two reaction chambers instead of four with the standard etching process. The improved etching method finds extensive application in the semiconductor industry and in particular in the formation of the gate conductor stack in 16 Mbit DRAM chips.</p>		

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AM	Armenia	GB	United Kingdom	MW	Malawi
AT	Austria	GE	Georgia	MX	Mexico
AU	Australia	GN	Guinea	NE	Niger
BB	Barbados	GR	Greece	NL	Netherlands
BE	Belgium	HU	Hungary	NO	Norway
BF	Burkina Faso	IE	Ireland	NZ	New Zealand
BG	Bulgaria	IT	Italy	PL	Poland
BJ	Benin	JP	Japan	PT	Portugal
BR	Brazil	KE	Kenya	RO	Romania
BY	Belarus	KG	Kyrgyzstan	RU	Russian Federation
CA	Canada	KP	Democratic People's Republic of Korea	SD	Sudan
CF	Central African Republic	KR	Republic of Korea	SE	Sweden
CG	Congo	KZ	Kazakhstan	SG	Singapore
CH	Switzerland	LJ	Liechtenstein	SI	Slovenia
CI	Côte d'Ivoire	LK	Sri Lanka	SK	Slovakia
CM	Cameroon	LR	Liberia	SN	Senegal
CN	China	LT	Lithuania	SZ	Swaziland
CS	Czechoslovakia	LU	Luxembourg	TD	Chad
CZ	Czech Republic	LV	Latvia	TG	Togo
DE	Germany	MC	Monaco	TJ	Tajikistan
DK	Denmark	MD	Republic of Moldova	TT	Trinidad and Tobago
EE	Estonia	MG	Madagascar	UA	Ukraine
ES	Spain	ML	Mali	UG	Uganda
FI	Finland	MN	Mongolia	US	United States of America
FR	France	MR	Mauritania	UZ	Uzbekistan
GA	Gabon			VN	Viet Nam

METHOD FOR PLASMA ETCHING AN OXIDE/POLYCIDAL STRUCTURE

FIELD OF INVENTION

The present invention relates to the manufacture of semiconductor integrated circuits and more particularly to an improved method for plasma etching an oxide/polycide structure consisting of a top silicon oxide (SiO_2) layer, an intermediate refractory metal silicide layer and a bottom polycrystalline silicon (polysilicon) layer forming a stack. In a particular implementation which is commonly found in 16 Mbit DRAM chips wherein each individual memory cell is comprised of an IGFET transistor and a storage capacitor, such a stack is formed onto a silicon substrate coated with a thin layer of silicon oxide, which serves as the gate dielectric of the said IGFET transistors. In this case, the stack is usually referred to in the technical literature as the gate electrode stack. During fabrication, this stack is patterned to define the gate electrode lines or more generally the gate conductor lines because they are also used as the word lines in the memory array.

BACKGROUND OF THE INVENTION

Fig. 1A schematically illustrates a portion of a wafer wherein the 16 Mbit DRAM chips mentioned above are fabricated. As apparent from Fig. 1A, there is shown a semiconductor structure 10 essentially comprised of a silicon substrate 11 coated by a thin SiO_2 layer 12 with the gate conductor stack comprised of the plurality of layers recited above formed thereon.

In the present instance, the stack consists of a bottom 230 nm thick polysilicon layer 13, an intermediate 250 nm thick tungsten silicide layer 14 and a top 400 nm layer 15. A photoresist layer 16 is formed on the stack to terminate the structure 10. All these layers, except however the photoresist layer, are formed by CVD (Chemical Vapor Deposition) techniques as standard. Preferably, the cap relatively thick SiO_2 layer 15 is formed by low temperature PECVD (Plasma Enhanced Chemical Vapor Deposition) using Tetra Ethyl Ortho Silicate (TEOS) and oxygen for improved densification. The deposition of a refractory metal silicide over a layer of polysilicon is extensively used in the semiconductor industry, forming a dual structure usually referred to as a polycide layer. Refractory metals (generically referred to by letter M) include titanium (Ti), molybdenum

(Mo), zirconium (Zr), tungsten (W) and tantalum (Ta). The photoresist layer 16 is applied by spin-on deposition technique on the wafer as standard. Once patterned, the photoresist layer 16 will be used as the etching mask for the gate conductor stack delineation. In cases there are notable parasitic reflections in the optical stepper, the use of a commercially available antireflective coating (ARC) is recommended as known for those skilled in the art. The 16 Mbit DRAM chips manufactured uses APEX-M (a high speed version of APEX). This photosensitive material is a 5-mJ positive tone chemically amplified system that has demonstrated excellent image stability, possibly with the use of an overcoat. The fabrication of the gate conductor lines is known to be one of the most critical processing steps of the manufacturing of such 16 Mbit DRAM chips, because of the different chemistries and etch rates that are required to selectively etch the different materials forming the stack without damaging the thin silicon oxide layer 12. Typically, to date, the fabrication of the gate conductor lines is performed in a multi-chamber reactive ion etching reactor and requires four reaction chambers to process the wafers as it will be made apparent hereafter. Preferably, a Magnetically Enhanced Reactive Ion Etching (MERIE) reactor, such as model AME 5000 manufactured by Applied Materials, Santa Clara, CA, USA is used for all these etching steps. The standard gate conductor line forming process will be now described in details by reference to Figs. 1B to 1F.

RESIST PATTERNING

The gate conductor stack delineation process starts with the patterning of the photoresist layer 16 to produce the etching mask illustrated in Fig. 1B that is necessary for the subsequent etching steps. The patterning process includes the standard resist expose, post-expose bake and develop steps.

CAP SiO₂ ETCHING

Now, the cap SiO₂ layer 15 must be etched. The cap SiO₂ layer is etched in a first chamber of the MERIE reactor using a CHF₃ chemistry with additional O₂ and Ar gases to avoid high polymerization of fluorocarbon compounds on the edges of the gate conductor lines in order to get vertical profiles. The wafer that is placed on the cathode is cooled by a flow of helium at a determined pressure to reach the desired temperature. The walls of the chamber and the cathode are heated as standard. Operating conditions

read as follows:

CHF3 flow rate	: 50 sccm
O2 flow rate	: 8 sccm
Ar flow rate	: 100 sccm
time	: 180 sec
gas pressure	: 18,7 Pa (140 mTorr)
microwave power	: 850 W (at 13,56 MHz)
backside cooling	: 800 Pa (6 Torr)

This etching step requires high energy to insure anisotropic etching of the TEOS material. This first etching step is very critical because it is key to get the desired linewidth. Therefore, it is essential to have the adequate polymerization balancing which essentially depends of gas mixture ratio. The resulting structure is shown in Fig. 1C.

WSi2 ETCHING

The next step consists to transfer the pattern in the underlying tungsten silicide layer 15. Operating conditions now read as follows:

BCl3 flow rate	: 15 sccm
Cl2 flow rate	: 115 sccm
time	: 60 sec
gas pressure	: 2,66 Pa (20 mTorr)
microwave power	: 500 W
backside cooling	: 270 Pa (2 Torr)

During this step, the carbon compounds of the resist layer 16 react with chlorine to produce a carbonated compound which is deposited forming sidewall buildups 17 on the patterns, as illustrated in Fig.1D. On the one hand, these sidewall buildups 17 are very useful because they provide a passivation of the patterns preventing thereby the undesired etching of the WSi2 material during this step and the subsequent step of etching the polysilicon layer 13 that would otherwise produce undercuts. On the other hand, this step is extremely dirty, because firstly layer 14 is not an homogeneous layer (the metal composition varies with the thickness) and secondly, due to the presence of

the resist mask 16 which includes carbonated compounds. In addition, the WSi₂ layer 14 is the most complex layer to be etched. As a matter of fact, this step is an important source of contamination and a major cause in the reactor lifetime reduction. Etching the WSi₂ layer 15 with a BCl₃/Cl₂ chemistry generates different by-products such as WCl₆ and SiCl₄ which are volatile at high temperature forming deposits on the walls and the cathode of the chamber that are heated. BCl₃ reveals to be efficient to anisotropically etch WSi₂ but it has some negative effects such as degradation and undesired condensation effects in the feeding pipes. In addition, if the profile that is obtained is pretty vertical on the nested gate conductor lines, on the contrary, isolated gate conductor lines show slopes, and these effect is even more important at the edge of the wafer. The present step is accomplished in a second chamber of the MERIE reactor.

RESIST STRIPPING/BREAKTHROUGH

The following step illustrated by Fig. 1E consists in a typical resist stripping sequence in a third chamber of the MERIE reactor using oxygen plasma, according to the following operating conditions:

O ₂ flow rate	: 50 sccm
time	: 90 sec
gas pressure	: 40 Pa (300 mTorr)
microwave power	: 300 W
backside cooling	: 2 Torr

Because, the top surface of the polysilicon layer is exposed during this resist stripping step which employs an oxygen plasma, a superficial layer 18 of native SiO_x oxide is created. Therefore, an additional processing step is required to remove the native oxide layer 18 as known for those skilled in the art. This step, which is usually referred to as the breakthrough step, is still accomplished by RIE etching in the same third chamber of the reactor according to the following operating conditions:

CF ₄ flow rate	: 18 sccm
time	: 20 sec
gas pressure	: 2,66 Pa (20 mTorr)
microwave power	: 350 W

backside cooling : 2 Torr

At this stage of the processing, the semiconductor structure 10 is shown in Fig. 1E.

POLYSILICON ETCHING

Finally, in the fourth chamber of the MERIE reactor, the polysilicon layer 13 is etched using an HCl, He-O₂ and He mixture. The operating conditions read as follows:

HCl flow rate	: 40 sccm
He-O ₂ flow rate	: 12 sccm
He flow rate	: 70 sccm
time	: 280 sec
gas pressure	: 2,66 Pa (20 mTorr)
microwave power	: 150 W
backside cooling	: 8 Torr

HCl is used because it generates less chlorine, so reducing WSi₂ lateral etching. The He-O₂ gas mixture (ratio: 60/40) insures the desired high selectivity between the polysilicon material of layer 13 and the silicon oxide of layer 12. He is needed for diluting the oxygen in the He-O₂ mixture to guarantee the optimum oxygen balancing. Fig. 1F shows the semiconductor structure at the final stage of the process wherein the gate conductor line is referenced 19.

The above described state of the art process is illustrative of a typical gate conductor line formation process for a 16 Mbit DRAM chip. It may be referred to as a clustered process because all the processing steps are performed without extracting the wafer from the multi-chamber MERIE reactor for the whole sequence of steps. Fig. 2 schematically shows such a multi-chamber MERIE reactor referenced 20 wherein the chambers bear numerals 21A to 21D. A central load/unload module 22 is disposed concentrically within the reactor 20 and a queuing station 23 is coupled to the load/unload module for transferring the wafers therein for processing and after processing from the reactor to the outside world. Vacuum locks generally designated 24 are individually provided at the interface of the chambers and the load/unload module and between the interface of the latter and the queuing station. The other parts of the reactor (processor, vacuum

systems, ...) have not been shown for sake of simplicity. Assuming the wafers are processed in adjacent chambers, the different travels the wafers are submitted to are clearly illustrated in Fig. 2. As apparent from Fig. 2, because four different plasma compositions are used in said four chambers, every time a plasma is extinct before a wafer is transferred from one chamber to another one, some by-products produced in this step are deposited onto the wafer. These by-products may be an important source of particulate contamination because there is no cleaning step performed in the central load/unload module 22.

Unfortunately, the above described method has a number of drawbacks. First of all, it is a highly contaminating process. In particular, the WSi₂ etching step is a very dirty step because the presence of the polymeric resist mask 16 which inherently is an important source of contamination. As a result, the chamber dedicated to this step is cleaned every 45 hours. On the other hand, the multiple plasma extinctions are also known to be another important source of contamination which significantly impacts the photo limited yield (etch micromasking defects), which in turn, has a direct effect on the final wafer test yield. Likewise, there is obviously a strong cross contamination from chamber to chamber. Besides the contamination aspect, other inconveniences include: the requirement of a breakthrough step, the resist stripping which is performed in a chamber of a RIE reactor and not in a specific tool, and the sloped profile of gate conductor lines that are isolated or located at wafer edge producing a detrimental high linewidth variation all across the wafer. Moreover, this method requires four chambers with no tool flexibility because fully dependant of the four chamber uptime, with frequent wet cleaning of the chambers. Finally, the prior art method has low throughputs and high manufacturing costs.

SUMMARY OF THE PRESENT INVENTION

The present invention aims to get rid of these drawbacks. According to the present invention there is disclosed a method for dry (plasma) etching of an oxide/polycide structure. In a preferred embodiment, a semiconductor structure consisting of a polycide layer sandwiched between a cap relatively thick SiO₂ layer (other insulating materials such as Si₃N₄ may be used as well) and a thin oxide layer formed onto a silicon substrate is patterned in a two step plasma process with a resist stripping and cleaning step therebetween. The layer of thin oxide is attacked to a very small extent. A typical

process step sequence reads as follows. After a photoresist etching mask has been provided at the top of the said structure, the cap TEOS layer is etched as standard in a first chamber of a multi-chamber RIE reactor using a CHF₃, O₂ and Ar chemistry. Then, the semiconductor structure is removed from the reactor (declustering). The resist etching mask is stripped by O₂ ashing in a specific tool and the wafer cleaned using DHF (100:1) to eliminate resist residues and particulates existing on the wafer surface. Next, the structure is introduced in a second chamber of the RIE reactor, and the metal silicide (e.g. tungsten silicide) and polysilicon layers are etched in sequence using the patterned cap SiO₂ layer as a hard mask with different but compatible chemistries with no plasma extinction therebetween. The first chemistry for etching the tungsten silicide layer consists of a mixture of HCl, Cl₂ and N₂ preferably with a few ppm of O₂. For instance, in a preferred embodiment, the said first chemistry consists of HCl, Cl₂ and air (80% O₂/20% N₂). The second chemistry for etching the polysilicon layer consists of a mixture of HCl, He-O₂ and He. Finally, the semiconductor structure is removed from the reaction chamber, cleaned and is then ready for subsequent processing. The improved method of the present invention is substantially contamination-free, in particular, no breakthrough step is required any longer. The resist stripping is performed by ashing in O₂ is now advantageously performed in a specific tool. As a final result, only two reaction chambers are now necessary to implement the said improved method instead of four with the prior art etching method. The improved etching method of the present invention finds extensive application in the semiconductor industry and in particular, in the formation of the gate conductor lines in 16 Mbit DRAM chips.

OBJECTS OF THE PRESENT INVENTION

It is therefore a primary object of the present invention to provide an improved method for plasma etching an oxide/ polycide structure consisting of a cap SiO₂ layer, a refractory metal silicide layer, and a bottom polysilicon layer which is substantially contamination-free.

It is another object of the present invention to provide an improved method for plasma etching an oxide/polycide structure consisting of a cap SiO₂ layer, a refractory metal silicide layer, and a bottom polysilicon layer which does not substantially differentiate between gate conductor lines irrespective they are nested or isolated or located at the center or at the edge of the wafer to produce these lines with the desired vertical profile

everywhere.

It is another object of the present invention to provide an improved method for plasma etching an oxide/polycide structure consisting of a cap SiO₂ layer, a refractory metal silicide layer, and a bottom polysilicon layer which significantly improves the photo limited yield PLY and thus the final test yield.

It is another object of the present invention to provide an improved method for plasma etching an oxide/polycide structure consisting of a cap SiO₂ layer, a refractory metal silicide layer, and a bottom polysilicon layer which only requires two plasma etching steps with a resist stripping/cleaning step therebetween.

It is another object of the present invention to provide an improved method for plasma etching an oxide/polycide structure consisting of a cap SiO₂ layer, a refractory metal silicide layer, and a bottom polysilicon layer which uses the cap SiO₂ layer once patterned as a hard mask instead of a photomask for etching the underlying layer.

It is another object of the present invention to provide an improved method for plasma etching an oxide/polycide structure consisting of a cap SiO₂ layer, a refractory metal silicide layer, and a bottom polysilicon layer which etches the metal silicide layer and the polysilicon layer in a single step with two different but compatible chemistries with no plasma extinction therebetween.

It is another object of the present invention to provide an improved method for plasma etching an oxide/polycide structure consisting of a cap SiO₂ layer, a refractory metal silicide layer, and a bottom polysilicon layer wherein the refractory metal silicide layer is etched with a chemistry consisting of HCl, Cl₂ and N₂ preferably with a few ppm of O₂

It is another object of the present invention to provide an improved method for plasma etching an oxide/polycide structure consisting of a cap SiO₂ layer, a refractory metal silicide layer, and a bottom polysilicon layer which does not require a breakthrough step.

It is another object of the present invention to provide an improved method for plasma etching an oxide/polycide structure consisting of a cap SiO₂ layer, a refractory metal silicide layer, and a bottom polysilicon layer wherein the resist stripping is performed in

a specific tool for better efficiency and cleanliness.

It is still another object of the present invention to provide an improved method for plasma etching an oxide/ polycide structure consisting of a cap SiO₂ layer, a refractory metal silicide layer, and a bottom polysilicon layer which only requires two reaction chambers instead of four for increased throughputs and reduced manufacturing costs.

The novel features believed to be characteristic of this invention are set forth in the appended claims. The invention itself, however, as well as other objects and advantages thereof, may be best understood by reference to the following detailed description of an illustrated preferred embodiment to be read in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1A shows a semiconductor structure that includes five superposed layers forming a stack in which the gate conductor lines will be defined.

Figs. 1B to 1F show the semiconductor structure of Fig. 1A at different stages of the fabrication of the gate conductor lines according to a standard process of the prior art.

Fig. 2 schematically shows the wafer transfers between the four chambers of the MERIE reactor when said standard process is employed.

Figs. 3A to 3C show the semiconductor structure of Fig. 1A at different stages of the fabrication of the gate conductor lines according to the method of the present invention

Fig. 4 schematically shows the wafer transfers between two chambers of the MERIE reactor when the method of the present invention is employed.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

CAP SiO₂ ETCHING

According to the improved method of the present invention, the semiconductor structure

of Fig. 1A is submitted to the same steps of patterning the resist layer 16 to produce an etching mask and then of etching the cap SiO₂ layer 15. Likewise, this step of etching is performed in the first chamber 21A of the MERIE reactor 20. As a result, the initial semiconductor structure to be processed according to the method of the present invention is the structure 10 at the stage illustrated in Fig. 1C. The novel improved method will be now described by reference to Figs. 3A to 3C, wherein Fig. 3A is structurally identical in all respects to Fig. 1C and the same elements will be designated by the same references for sake of simplicity.

RESIST STRIPPING AND CLEANING

At this stage of the processing, the semiconductor structure now referenced 10' is extracted from the reaction chamber 21A to remove the resist layer 16 forming the etching mask. This step is advantageously accomplished in a specific tool provided with a hot plate using ozone as standard. An adequate equipment is model 200 AC II ASHER sold by FUSION SEMICONDUCTOR SYSTEMS. Other advantages resulting of this processing step are more efficient stripping and higher throughput.

Next, the semiconductor structure 10' is cleaned by any dry or wet cleaning technique. For instance, the structure 10' is dipped in a diluted hydrofluoric acid bath (100:1) for 15 sec. The resulting structure is shown in Fig. 3B. This wet cleaning step during a short time has several benefits. As a matter of fact, organic and inorganic residues that result from resist ashing and from cross contamination are removed, thereby creating a cleaner surface of the WSi₂ layer 14. As a consequence, the etch micromasking defects are lowered. These defects are known to be critical to the process because they may result in a number of potential failures after completion of the process, such as polysilicon shorts or extensions between two adjacent gate conductor lines.

WSi₂ and POLYSILICON ETCHING

Now the semiconductor structure 10' is introduced in an other reaction chamber, e.g. 21B of the MERIE reactor 20. The chamber is still heated, the temperatures of the cathode and of the walls are 17°C and 45°C respectively. Using the patterned cap SiO₂ layer 15 as an hard etching mask, the exposed portions of the tungsten silicide WSi₂ layer 14 and of the polysilicon layer 13 are etched seriatim. First, a mixture of HCl, Cl₂ and N₂ is used

for tungsten silicide etching according to the following parameters:

HCl flow rate	: 15 sccm
Cl ₂ flow rate	: 90 sccm
N ₂ flow rate	: 2 sccm
time	: 75 sec
gas pressure	: 2,66 Pa (20 mTorr)
microwave power	: 450 W
backside cooling	: 8 Torr

Adding a few ppm of oxygen in the mixture significantly improves this step in terms of etch uniformity, reactor lifetime (and therefore the throuput) and reduced contamination (either particulate coming from the by-products or metallic coming of the aluminum parts). The use of compressed air (80% O₂/20% N₂) instead of pure nitrogen is adequate in all respects.

Next, to etch the polysilicon layer 13, a HCl, He-O₂ and He chemistry is used with the following operating conditions:

HCl flow rate	: 40 sccm
He-O ₂ flow rate	: 12 sccm
He flow rate	: 70 sccm
time	: 280 sec
gas pressure	: 2,66 Pa (20 mTorr)
microwave power	: 150 W
backside cooling	: 8 Torr

It is to be noticed that the same gas pressure is main tained in the chamber during the etching of the polycide layer, only the nature and flow of reactive gases are changed in this step. The two HCl based chemistries are perfectly compatible. At the end of the etch process, the resulting structure is shown in Fig. 3C where the gate conductor lines are still referenced 19. No significant attack of the thin SiO₂ layer 12 has been noticed. An essential feature of the improved method of the present invention is the use of the cap SiO₂ layer 15 (once pat terned) as an in-situ hard mask during the WSi₂ layer 14 and polysilicon layer 13 etching. Moreover, these two layers are etched in a single step,

therefore without plasma extinction therebetween, significantly reducing thereby the particulate contamination which normally results from the use of various chemistries in the different chambers of the MERIE reactor 20 and the fall of by-product particles which occurred with the prior art method at each plasma extinction when the wafer was transferred from one chamber to another one. Finally, the use of the HCl based chemistries with the cap SiO₂ hard mask permits an accurate control of the vertical profile, which results in reduced sidewall organic/inorganic deposition, less microloading effects at plasma extinction and reduced etch bias (by a factor of about 35%) between the two types of gate conductor lines (nested vs isolated). The breakthrough step which was needed just before polysilicon etching to "break" the native oxide layer 18 (see Fig. 1E) is no longer required, dividing by a factor of two the particulate contamination due to O₂ and CF₄ combined effects in the MERIE reactor 20.

The new roadmap showing the movements of the wafer within the MERIE reactor 20 is illustrated in Fig. 4. As apparent from Fig. 4, only two reaction chambers, in this instance chambers 21A and 21B, are required. The cap SiO₂ layer is patterned in chamber 21A and the polycide layer 13/14 is etched in chamber 21B. The two other chambers 21C and 21D may be used to process another lot of wafers. The resist stripping and cleaning step is performed outside the MERIE reactor 20.

The method of the present invention can thus be clearly distinguished from the above described state of the art process. It is based on a new sequence of two etching steps, each being performed in a reaction chamber of the MERIE reactor, with a declustering therebetween for resist stripping and cleaning the wafer. The resist stripping is performed in a specific tool and the standard breakthrough step is no longer required. Moreover, it uses the patterned cap SiO₂ layer as a hard mask for the etching of both the tungsten silicide and polysilicon layers in the same chamber with adequate and compatible chemistries. As a result, the particulate contamination is substantially eliminated.

The method of the present invention has some significant advantages when compared to the prior art method that will be now recited. It is a substantially contamination-free process, because first there is no plasma extinction between WSi₂ and polysilicon etching, and second there is a cleaning step either before or after every plasma extinction. In addition, there is no longer any carbon polymerization because the breakthrough step (which employs CF₄) has been eliminated. Less contamination means

photo limited yield and final test yield improvements due to low r defect density. Gate conductor lines with a vertical profile are obtained irrespective their location, at the center or at the wafer edge, producing thereby a significant chip linewidth variation improvement for the whole wafer. Resist stripping is performed in much better conditions because this step is now made in a specific tool. Only two reaction chambers are now required instead of four, offering thereby higher tool capacity by a factor of two with more flexibility and improved uptime. The dry (plasma) etching method of the present invention finds extensive application in the semiconductor industry and in particular, in the formation of the gate conductor lines in 16 Mbit DRAM chips.

CLAIMS

1. A method for dry etching an insulating material/ polycide structure consisting of a top layer (15) of an insulating material, an intermediate layer of a refractory metal silicide (14) and a bottom polysilicon layer (13) forming a stack deposited onto a substrate (11, 12) comprising the steps of:

forming an etching mask (16), typically of photoresist, on said insulating layer having a desired pattern;

transferring said pattern to said insulating layer as standard in a first reaction chamber of a plasma reactor;

removing the structure from the chamber;

eliminating the etching mask and cleaning the structure; and,

etching the structure in a second reaction chamber of the plasma reactor using the patterned insulating layer as an in-situ hard mask to remove the exposed portions first of the refractory metal silicide layer with a first chemistry, then of the polysilicon layer with a second chemistry without plasma extinction therebetween, said chemistries being compatible.
2. The method of claim 1 wherein the insulating material is SiO₂ and said substrate consists of a silicon substrate (11) coated by a thin SiO₂ layer (12).
3. The method of claim 1 or 2 wherein said chambers are two dedicated chambers (21A & 21B) of a single multi-chamber MERIE reactor (20).
4. The method of claim 1, 2 or 3 wherein said refractory metal is selected in the group comprising: tungsten, titanium, molybdenum, tantalum and zirconium.
5. The method of claim 4 wherein said refractory metal is tungsten.
6. The method of claim 5 wherein the first chemistry for etching the tungsten silicide

layer is a mixture of HCl, Cl₂ and N₂.

7. The method of claim 6 wherein the typical operating conditions are given by the following parameters:

HCl flow rate : 15 sccm
Cl₂ flow rate : 90 sccm
N₂ flow rate : 2 sccm
time : 75 sec
gas pressure : 2,66 Pa (20 mTorr)

8. The method of claim 6 or 7 wherein a few ppm of O₂ are added to the mixture.

9. The method of claim 6 or 7 wherein air (80% O₂/20% N₂) is used instead of N₂.

10. The method of any claim 4 to 9 wherein the second chemistry for etching the polysilicon layer is a mixture of HCl, He-O₂ and He.

11. The method of claim 10 wherein the typical operating conditions are given by the following parameters:

HCl flow rate : 40 sccm
He-O₂ flow rate : 12 sccm
He flow rate : 70 sccm
time : 280 sec
gas pressure : 2,66 Pa (20 mTorr)
microwave power : 150 W
backside cooling : 8 Torr

12. The method of any above claim wherein said resist stripping is performed by O₂ ashing and said cleaning is performed by dipping the structure in a DHF (100:1) bath.

13. A method of manufacturing a semiconductor structure (10') including the steps of:

- a) providing a semiconductor substrate (11);
 - b) forming a thin dielectric layer (12) thereon;
 - c) depositing a layer (13) of polysilicon on top of the thin dielectric layer;
 - d) depositing a layer (14) of refractory metal silicide on top of the polysilicon layer;
 - e) depositing a layer (15) of SiO₂ on top of the refractory metal silicide layer;
 - f) forming an etching mask (16), typically a photoresist mask, having a desired pattern on top of the SiO₂ layer;
 - g) transferring said pattern to the SiO₂ layer as standard in a first reaction chamber of a plasma reactor;
 - h) removing the structure from the said chamber;
 - i) eliminating the etching mask and cleaning the structure; and,
 - j) etching the structure in a second reaction chamber of the plasma reactor using the patterned SiO₂ layer as an in-situ hard mask to remove the exposed portions, first of the refractory metal silicide layer with a first chemistry, then of the polysilicon layer with a second chemistry with no plasma extinctions therebetween, said chemistries being compatible.
14. The method of claim 13 wherein said reaction chambers are two dedicated chambers (21A & 21B) of a single multi-chamber RIE reactor (20).
 15. The method of claim 13 or 14 wherein said refractory metal is selected in the group comprising: tungsten, titanium, molybdenum, tantalum and zirconium.
 16. The method of claim 15 wherein said refractory metal is tungsten.
 17. The method of claim 16 wherein the first chemistry for etching the tungsten silicide layer is a mixture of HCl, Cl₂ and N₂.
 18. The method of claim 17 wherein the typical operating conditions are given by the following parameters:

HCl flow rate	: 15 sccm
Cl ₂ flow rate	: 90 sccm
N ₂ flow rate	: 2 sccm

time : 75 sec
gas pressure : 2,66 Pa (20 mTorr)

19. The method of claim 17 or 18 wherein a few ppm of O₂ are added to the mixture.
20. The method of claim 17 or 18 wherein air (80% O₂/20% N₂) is used instead of N₂.
21. The method of any claim 16 to 18 wherein the second chemistry for etching the polysilicon layer is a mixture of HCl, He-O₂ and He.
22. The method of claim 21 wherein the typical operating conditions are given by the following parameters:

HCl flow rate : 40 sccm
He-O₂ flow rate : 12 sccm
He flow rate : 70 sccm
time : 280 sec
gas pressure : 2,66 Pa (20 mTorr)
microwave power : 150 W
backside cooling : 8 Torr

23. The method of any above claim 13 to 22 wherein said resist stripping is performed by O₂ ashing and said cleaning is performed by dipping the structure in a DHF (100:1) bath.

1/4




FIG. 1A




FIG. 1B




FIG. 1C

2/4




FIG. 1D




FIG. 1E




FIG. 1F




FIG. 2




FIG. 4

4/4




FIG. 3A




FIG. 3B




FIG. 3C

SUBSTITUTE SHEET (RULE 26)

INTERNATIONAL SEARCH REPORT

International Application No

PCT/cP 96/00922

A. CLASSIFICATION OF SUBJECT MATTER
IPC 6 H01L21/321

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 6 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US,A,5 094 712 (BECKER ET AL) 10 March 1992 see column 5, line 17 - line 26 see column 2, line 39 - line 46 ---	1-6, 12-17,23
Y	JOURNAL OF VACUUM SCIENCE AND TECHNOLOGY: PART B, vol. 7, no. 3, June 1989, NEW YORK US, pages 551-555, XP000174590 ROTH ET AL: "Polycide reactive ion etch : enhanced circuit performance through profile modification" see page 552, left-hand column, line 2 - line 4 --- -/--	1-6, 12-17,23

☒ Further documents are listed in the continuation of box C.☒ Patent family members are listed in annex.

* Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Y document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

& document member of the same patent family

Date of the actual completion of the international search

18 June 1996

Date of mailing of the international search report

03.07.96

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax (+31-70) 340-3016

Authorized officer

Gori, P

INTERNATIONAL SEARCH REPORT

International Application No
PCT/JP 96/00922

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT		
Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US,A,5 346 586 (KELLER) 13 September 1994 see abstract ---	1,2,4,5, 12,13, 15,16,23
A	EP,A,0 517 165 (SONY) 9 December 1992 see example 1 ---	1,3-5, 12-16,23
A	JOURNAL OF THE ELECTROCHEMICAL SOCIETY, vol. 139, no. 1, January 1992, MANCHESTER, NEW HAMPSHIRE US, pages 250-256, XP000261709 ZAU ET AL: "Effects of O2 feed gas impurity on Cl2 based plasma etching of polysilicon" see abstract ---	8,9
A	JOURNAL OF VACUUM SCIENCE AND TECHNOLOGY: PART B, vol. 10, no. 4, August 1992, NEW YORK US, pages 1312-1319, XP000269479 DANE ET AL: "Etching of polysilicon in a high-density electron cyclotron resonance plasma with collimated magnetic field" see abstract ---	9,20
A	DE,A,41 30 391 (MITSUBISHI DENKI) 26 March 1992 see claim 1 ---	1,13
A	US,A,5 169 487 (LANGLEY ET AL) 8 December 1992 see column 5, line 26 - line 46 ---	6,7,10, 11,17, 18,21,22
A	DATABASE WPI Week 9444 Derwent Publications Ltd., London, GB; AN 94-352543 XP002005796 & JP,A,06 275 574 (SONY) , 30 September 1994 see abstract -----	1,13

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No
PCT/EP 96/00922

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US-A-5094712	10-03-92	NONE	
US-A-5346586	13-09-94	NONE	
EP-A-517165	09-12-92	US-A- 5326431 JP-A- 5160081	05-07-94 25-06-93
DE-A-4130391	26-03-92	JP-A- 4125924 US-A- 5236549	27-04-92 17-08-93
US-A-5169487	08-12-92	NONE	

1/4

APEX
SiO₂
WSi₂
Polysil
SiO₂
Si




FIG. 1A




FIG. 1B




FIG. 1C

2/4




FIG. 1D




FIG. 1E




FIG. 1F




FIG. 2




FIG. 4

4/4




FIG. 3A

Docket # P200140126
 Applic. # Ulrich Bauer
 Applicant: Ulrich Bauer

Lerner and Greenberg, P.A.
 Post Office Box 2480
 Hollywood, FL 33022-2480
 Tel: (954) 925-1100 Fax: (954) 925-1101




FIG. 3B




FIG. 3C

SUBSTITUTE SHEET (RULE 26)